

香港中文大學

The Chinese University of Hong Kong

# CSCI2510 Computer Organization Lecture 11: Control Unit and Instruction Encoding

#### Ming-Chang YANG

mcyang@cse.cuhk.edu.hk


COMPUTER ORGANIZATIO



Reading: Chap. 7.4~7.5 (5th Ed.)

## **Recall: Components of a Processor**





communication between processor and memory

#### Outline



- Control Signal Generation
  - 1) Hard-wired Control
  - 2) Micro-programmed Control

Machine Instruction Encoding


# **Control Signal Generation**



- The processor must have some means to generate the control signals for instruction execution:
  - 1) Hard-wired control
  - 2) Micro-programmed control
- Every control signals (e.g., PC-out, MDR-in, ADD, SUB, ...) are switched <u>on</u> (active) and <u>off</u> (inactive) at suitable time.
  - The time duration is determined by the clock.

# 1) Hard-wired Control

- Hard-wired Control: The combinational logic gates are used to determine the sequence of control signals:
  - A counter is used keep track of the control steps.
  - Control signals are functions of the IR, external inputs and condition codes
  - The control signals are produced at the right time (i.e., control step).






# 1) Hard-wired Control (Cont'd)




#### • A simplified example:



# 1) Hard-wired Control (Cont'd)





# **Class Exercise 11.1**


Student	ID
Name:	

Date:

- The control sequences of different instructions may consist of a different number of steps.
  - For example, the load instruction is composed of 6 steps (3 for the fetch, 1 for the decode, and 3 for the execution).
- Can you tell how many control steps are required for the other three instructions (i.e., add, store, and branch) in the given simplified hard-wired control?

### **Class Exercise 11.1**

#### • A simplified example:



# 1) Hard-wired Control (Cont'd)



- The wiring of the logic gates for control signal generation is fixed.
  - Simple signal:
    - PC-out = T0
  - Complicated signal :
    - MDR-inE = ((IR == ADD) and ((T2) or (T5))) or ((IR == SUB) and ((T2) or (T5))) or ... CarryFlag or ... and ... or ... and ... and ...
- The hard-wired control can operate at high speed.
- However, the hard-wired control has little flexibility.
   It can only implement instruction set of limited complexity.

# 2) Micro-programmed Control




- The control signals are generated by a micro-program.
   Step Action 1 PC<sub>out</sub>, 2 Zout, P
- Every line is a control word.
- Micro-programs are stored in a special memory (control store).



- $\mathsf{PC}_\mathsf{out}$  , MAR  $_\mathsf{in}$  , Read, Select4, Add,  $\,\mathsf{Z}_\mathsf{in},\mathsf{B}_\mathsf{in}$
- $\mathsf{Z}_{\mathsf{out}} \ , \ \mathsf{PC}_{\mathsf{in}} \ , \ \mathsf{Y}_{\mathsf{in}} \ , \ \mathsf{WMF} \ \mathsf{C} \ , \ \mathsf{MDR}_{\mathsf{inE}}$
- 3 MDR <sub>out</sub> , IR <sub>in</sub>
- 4 R3<sub>out</sub> , MAR in , Read

Z<sub>out</sub>, R1<sub>in</sub>, End

- $\mathsf{R1}_\mathsf{out}$  ,  $\mathsf{Y}_\mathsf{in}$  ,  $\mathsf{WMFC}$  ,  $\mathsf{MDR}_\mathsf{inE}$
- MDR  $_{out}$  , SelectY, Add,  $Z_{in}$  ,  $B_{in}$



# **Class Exercise 11.2**

 Please fill in the missing control word in the below micro-program for the instruction ADD R1, (R3):




Step	Action Ex: ADD R1, (R3)
1	PC <sub>out</sub> , MAR <sub>in</sub> , Read, Select4, Add, Z <sub>in</sub> , B <sub>in</sub>
2	$Z_{out}$ , $PC_{in}$ , $Y_{in}$ , WMF C , $MDR_{inE}$
3	MDR <sub>out</sub> , IR <sub>in</sub>
4	R3 <sub>out</sub> , MAR <sub>in</sub> , Read
5	R1 <sub>out</sub> ,Y <sub>in</sub> ,WMFC,MDR <sub>inE</sub>
6	MDR <sub>out</sub> , SelectY, Add, Z <sub>in</sub> , B <sub>in</sub>

Z<sub>out</sub>, R1<sub>in</sub>, End

	Micro - instruction	••	PÇ'n	PCout	MAR in	Read	<b>MDR</b> out	<b>IR</b> in	$Y_{in}$	Select	Add	Zin	Zout	R lout	R1 <i>in</i>	R3out	WMFC	End	B.	MDR <sub>inE</sub>
	1		0	1	1	1	0	0	0	1	1	1	0	0	0	0	0	0	1	0
	2		1	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0	0	1
Constral	3		0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	4		0	0	1	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0
Control word	5																			
Word	6		0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0	1	0
	7		0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1	0	0


# 2) Micro-programmed Control (Cont'd)

- A micro-program counter (uPC) is used to read control words sequentially from control store.
  - Whenever a new instruction is loaded into IR, "Starting Address Generator" loads the starting address into uPC.
  - 2 uPC increments by clock, causing successive microinstructions to be read out from the control store.
  - ③ Control signals are generated in the correct sequence defined by a micro-program.




# 2) Micro-programmed Control (Cont'd)

- The previous scheme is not able to change the control sequence by other inputs.
  - It cannot support
     branch on condition
     code (e.g. Jump if < 0)</li>
- Starting and **branch** address generator:
  - Load new address into uPC when instructed.
  - Check condition codes and external inputs that can affect uPC.



# 2) Micro-programmed Control (Cont'd)

- uPC is incremented every cycle <u>except</u>:
  - When a new instruction loaded into IR, uPC is loaded with starting address of the micro-program.
  - ② When taken branches, uPC is updated with the branch address.
  - ③ When taken END micro-instruction, uPC is reset.



### Outline




Control Signal Generation
1) Hard-wired Control
2) Micro-programmed Control

Machine Instruction Encoding

#### **Machine Instruction Encoding**

- An instruction must be encoded in a compact binary pattern.
- The decoder must interpret (or decode) the instruction, and generate the control signals correctly.



**Control signals** 



# Why Machine Instruction Encoding?



- We have a bunch of instructions:
  - Such as add, subtract, move, shift, rotate, branch, etc.
- Instructions may use operands of different sizes.
   Such as 32-bit and 8-bit number, or 8-bit ASCII characters.
- Both the type of operation and the type of operands need to be specified in encoded binary patterns.
  - Type of Operation: Often referred to as the OP code.
    - E.g., 8 bits can represent 256 different OP codes.
  - Type of Operands: Addressing modes.
    - An operand is the part of an instruction that specifies data to be operating on or manipulated.

## Example: 8051/8052 OP Code Map



									Lowerl	Nibble							
OpCo		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
		IOP	AJMP	LJMP	RR	INC	INC	INC	INC	INC	INC	INC	INC	INC	INC	INC	INC
1	0		page0	addr16	A	A	iram	@R0	@R1	R0	R1	R2	R3	R4	R5	R6	B7
		BC	ACALL	LCALL	RRC	DEC	DEC	DEC	DEC	DEC	DEC	DEC	DEC	DEC	DEC	DEC	DEC
		bit,	page0	addr16	A	A	iram	@R0	@R1	RO	R1	R2	R3	R4	R5	R6	R7
		laddr JB	A IMD	DET	DI	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
		ыt,	AJMP	RET	RL A	ADD A,	ADD A,	ADD A,	ADD A,	ADD A,	ADD A,	ADD A,	ADD A,	ADD A,	ADD A,	ADD A,	ADD A,
		laddr	page1			#data	iram	@R0	@R1	RO	- R1	R2	R3	B4	R5	R6	B7
		NB	ACALL	RETI	RLC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC
		bit,	page1		A	Α,	Α,	Α,	Α,	Α,	A,	Α,	Α,	Α,	Α,	Α,	Α,
		laddr				#data	iram	@R0	@R1	RO	B1	R2	R3	R4	R5	R6	B7
		JC	AJMP	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL
	4 rel	laddr 👘	page2	iram,	iram,	Α,	Α,	Α,	Α,	Α,	Α,	Α,	Α,	Α,	Α,	Α,	Α,
				A	#data	#data	iram	@R0	@R1	R0	B1	R2	R3	R4	R5	R6	B7
		NC	ACALL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL
	5 rel	laddr	page2	iram,	iram,	Α,	Α,	A,	A,	A,	A,	Α,	Α,	A,	A,	A,	A,
				A	#data	#data	iram	@R0	@R1	R0	B1	R2	R3	R4	R5	R6	B7
		JZ   laddr	AJMP	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL
		laddr	page3	iram, A	iram, #data	A, #data	A, iram	A, @R0	A, @B1	A, R0	A, B1	A, R2	A, R3	A, B4	A, R5	A, R6	A, B7
е		NZ	ACALL	ORL	JMP	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
qq		laddr	page3	C,	@A+DPTR	A,	iram,	@R0,	@R1,	R0,	B1,	R2,	R3,	R4,	R5,	R6,	B7,
Upper Nibbl			pageo	bit	Grindi III	#data	#data	#data	#data	#data	#data	#data	#data	#data	#data	#data	#data
Ъ.	S.	ЈМР	AJMP	ANL	MOVC	DIV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
ď	8 rel	laddr	page4	С,	A,	AB	iram,	iram,	iram,	iram,	iram,	iram,	iram,	iram,	iram,	iram,	iram,
nb				bit	@A+PC		iram	@R0	@R1	RO	R1	R2	R3	R4	R5	R6	B7
		107	ACALL	MOV	MOVC	SUBB	SUBB	SUBB	SUBB	SUBB	SUBB	SUBB	SUBB	SUBB	SUBB	SUBB	SUBB
		PTR,	page4	bit,	A,	Α,	Α,	Α,	Α,	Α,	Α,	Α,	Α,	Α,	Α,	Α,	A,
		ata16		C	@A+DPTR	#data	iram	@R0	@R1	RO	R1	R2	R3	R4	R5	R6	B7
		BL	AJMP	MOV	INC DPTR	MUL	???	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
1		C,   /bit	page5	C, bit	DPIR	AB		@R0, iram	@R1, iram	R0, iram	B1, iram	R2, iram	R3, iram	B4, iram	R5, iram	R6, iram	B7, iram
			ACALL	CPL	CPL	CJNE	CJNE	CJNE	CJNE	CJNE	CJNE	CJNE	CJNE	CJNE	CJNE	CJNE	CJNE
		C,	page5	bit	C	A,	A,	@R0,	@R1	R0,	B1,	R2,	R3,	B4,	R5,	R6,	B7,
		/bit	, ages		-	#data,	iram,	#data,	#data,	#data,	#data,	#data,	#data,	#data,	#data,	#data,	#data,
	PL	USH	AJMP	CLR	CLR	SWAP	XCH	XCH	XCH	XCH	XCH	XCH	XCH	XCH	XCH	XCH	XCH
	C ir	ram	page6	bit	С	A	Α,	Α,	Α,	Α,	Α,	Α,	Α,	Α,	Α,	Α,	Α,
							iram	@R0	@R1	R0	B1	R2	R3	R4	R5	R6	- B7
		POP	ACALL	SETB	SETB	DA	DJNZ	XCHD	XCHD	DJNZ							
	D ir	ram	page6	bit	C	A	iram,	Α,	Α,	R0,	B1,	R2,	R3,	R4,	R5,	R6,	B7,
							reladdr	@R0	@R1	reladdr							
		ovx	AJMP	MOVX	MOVX	CLR	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
		A,	page7	A,	A,	A	A,	A,	A,	A,	A,	A, DO	A,	A, D4	A, DE	A, DC	A,
		DPTR	ACALL	@R0	©R1 MONAZ	CPI	iram MOV	@R0	@R1	R0	B1 MOV	R2 MOV	R3 MOV	B4 MOV	R5 MOV	R6 MOV	B7 MOV
		OVX   PTR,	ACALL page7	MOVX @R0,	MOVX @R1,	CPL A	MOV	MOV @R0,	MOV @R1,	MOV R0,	MOV B1,	MOV R2,	MOV R3,	MOV B4,	MOV R5,	MOV R6,	MOV B7,
	_	A	pager	A A	A A	- A	iram, A	A	A A	A A	A A	Π2, Α	A A	пч, А	A A	A A	A A

# **Recall: Type of Operands**



• Addressing Modes: the ways for <u>specifying the</u> locations of instruction <u>operands</u>.

Address Mode	Assembler Syntax	Addressing Function
1) Immediate	#Value	Operand = Value
2) Register	Ri	EA = Ri
3) Absolute	LOC	EA = LOC
4) Register indirect	(Ri)	EA = [Ri]
5) Index	X(Ri)	EA = [Ri] + X
6) Base with index	(Ri, Rj)	EA = [Ri] + [Rj]
		EA: effective address Value: a signed number X: index value

CSCI2510 Lec04: Machine Instructions

# **One-word Instruction (1/2)**



• Some instructions can be encoded in one 32-bit word:

8	3+4	3+4	10
OP code	Source	Dest	Other info

- **OP code**: 8 bits
- Src and Dest: 3 bits (addressing mode) + 4 bits (register #)
- Other info: 10 bits (such as index value)
- ADD R1, R2
  - Needs to specify OP code, SRC and DEST registers.
    - 8 bits for OP code.
    - 3 bits are needed for addressing modes.
    - 4 bits are required to distinguish 16 registers.

- MOV R5, 24(R0)
  - Needs to specify OP code, two registers and an index value of 24.
    - 10 bits of other info can be used for the index value.

# **One-word Instruction (2/2)**



• Some instructions can be encoded in one 32-bit word:

8	24
OP code	Branch address

- **OP code**: 8 bits
- Branch address: 24 bits
- Branch>0 Offset
  - 8 bits for OP code
  - 24 bits are left for the branch address.
- *Question: How can we branch farther away using different addressing modes?*

# **Two-word Instruction**



 What if we want to specify a memory operand using the <u>absolute addressing mode</u>?

#### MOV R2, LOC

- 8 bits for OP code, 3+4 bits for addressing mode and register number for R2, 3 bits for addressing mode for LOC.
- Only 14 bits left for specifying the memory address.
- Some instructions need an additional word to contain the absolute memory address or an immediate value:

OP code	Source	Dest	Other info			
Memory address / Immediate operand						

- E.g., Add R2, FF000000<sub>h</sub> (immediate operand)

# Multi-word Instruction (1/2)



 What if we want to allow an instruction in which both two operands can be specified using the <u>absolute</u> <u>addressing mode</u>?

#### MOV LOC1, LOC2

 It becomes necessary to use two additional words for the 32-bit addresses of the two operands ...

OP code	Source	Dest	Other info				
Memory address / Immediate operand							
Memory address / Immediate operand							

# Multi-word Instruction (2/2)



- If we allow instructions using two 32-bit direct address operands, we need three words in total for the instruction encoding scheme.
  - E.g., MOV LOC1, LOC2
- Multiple length instructions are difficult to implement with high clock rate.
  - The design of the Instruction Register (IR) and the Instruction Decoder will be complex.
  - The Control Unit will be difficult to design.
- Shall we go for simple or complex?

## **Recall: RISC vs. CISC Styles**



RISC	CISC
Simple addressing modes	More complex addressing modes
All instructions fitting in a single word	More complex instructions, where an instruction may span multiple words
Fewer instructions in the instruction set, and simpler addressing modes	Many instructions that implement complex tasks, and complicated addressing modes
Arithmetic and logic operations that can be performed only on operands in processor registers	Arithmetic and logic operations that can be performed on memory and register operands
Don't allow direct transfers from one memory location to another Note: Such transfers must take place via a processor register.	Possible to transfer from one memory location to another by using a single Move instruction
Programs that tend to be larger in size, because more but simpler instructions are needed to perform complex tasks	Programs that tend to be smaller in size, because fewer but more complex instructions are needed to perform complex tasks
Simple instructions that are conducive to fast execution by the processing unit using techniques such as pipelining	

# **CISC vs RISC**



#### • CISC OR RISC?

- CISC machines usually require less instructions to do something but have a lower clock rate …
- RISC machines require more instructions to do something but have a higher clock rate...
- The Best of Both World: CISC WITH RISC
  - Modern processors usually combine the strengths of both CISC and RISC.
  - E.g., a CISC design with a RISC core:
    - Design a RISC-style core instruction decoder with high clock rates.
    - Provide <u>a rich set</u> of CISC-style instructions and addressing modes to assembly programmers.

# Summary



- Control Signal Generation
  - 1) Hard-wired Control
  - 2) Micro-programmed Control

Machine Instruction Encoding